Methods and system for improving integrated circuit layout

DC CAFC

US 7,448,012 B1
Filed: 04/15/2005
Issued: 11/04/2008
Est. Priority Date: 04/21/2004
Status: Active Grant

- Alert
- Pin

Associated Cases

Associated Defendants

First Claim

Patent Images

1. A method for generating design layout artwork implemented in a computer, comprising:

receiving a design layout comprising a plurality of layout objects residing on a plurality of layers;

receiving descriptions of manufacturing process;

constructing a system of initial constraints among said layout objects;

computing local process modifications to change said initial constraints using said descriptions of manufacturing process;

constructing new local constraint distances by combining said local process modifications with constraint distances in said system of initial constraints;

enforcing said new local constraint distances; and

updating the coordinate variables of layout objects according to the solutions obtained from enforcing said new local constraint distances;

whereby a new layout is produced that has increased yield and performance.

View all claims

1 Assignment

Timeline View

Assignment View

Litigations

2 Petitions

Accused Products

Abstract

In accordance with the present method and system for improving integrated circuit layout, a local process modification is calculated from simulated process response variables at a set of control points. Said modification values are incorporated into the layout constraints imposed by design rules and design intent to account for manufacturing friendliness. Solving the updated constraint equation with user specified objective function produces a new layout with increased manufacturability. The new layout may further contain data tags that enable optimal process correction to be performed on selected locations, leading to reduction in data size and mask complexity. Also in accordance with this invention, physical design tools are enhanced to read and process anisotropic design rules.

60 Citations

View as Search Results

18 Claims

1. A method for generating design layout artwork implemented in a computer, comprising:
- receiving a design layout comprising a plurality of layout objects residing on a plurality of layers;
  
  receiving descriptions of manufacturing process;
  
  constructing a system of initial constraints among said layout objects;
  
  computing local process modifications to change said initial constraints using said descriptions of manufacturing process;
  
  constructing new local constraint distances by combining said local process modifications with constraint distances in said system of initial constraints;
  
  enforcing said new local constraint distances; and
  
  updating the coordinate variables of layout objects according to the solutions obtained from enforcing said new local constraint distances;
  
  whereby a new layout is produced that has increased yield and performance.
- View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14)
- - 2. The method of claim 1, wherein the layout received is organized in a single level.
  - 3. The method of claim 1, wherein the layout received is organized in a hierarchical data structure.
  - 4. The method of claim 1, wherein said description of manufacturing process comprises design rules, simulation models, equipment settings, material selections, and look-up data tables.
  - 5. The method of claim 1, wherein the step of constructing initial constraints is accomplished using information comprising coordinates of said layout objects, design rules and circuit requirements.
  - 6. The method of claim 1, wherein calculating local process modification comprises detecting processing hotspots, evaluating process response variables in the neighborhood of said processing hotspots, and calculating local process modification values using a predetermined function of said process response variables.
  - 7. The method of claim 1 wherein local process modifications are calculated using simulation models at plurality of control points in the interaction region of a plurality of layout objects that are interrelated through constraints.
  - 8. The method of claim 1 wherein local process modifications are calculated from simulated local printability comprising edge placement error, light intensity during lithography exposure, and their derivatives from a plurality of layout objects that are interrelated through constraints.
  - 9. The method of claim 1 wherein the step of computing local process modification comprises searching a look-up data table.
  - 10. The method of claim 1, wherein the step of enforcing new local constraint distances comprises optimizing a predefined objective function for optimizing measurable performance of a layout, subject to said new local constraint distances.
  - 11. The method of claim 1, wherein the step of enforcing new local constraint distances comprises receiving coefficients for an objective function selected from a group consisting of objective function for legalizing the layout with minimal changes from the original layout, objective function for minimizing, and objective function for minimizing the layout area, subject to said new local constraint distances.
  - 12. The method of claim 1, further comprising tagging locations on a layer where enforcing said new local constraint distances are unsuccessful, and performing optimal process correction only on said tagged locations, whereby the processing time and data size of the mask layout is reduced.
  - 13. The method of claim 1, wherein the system of initial constraints comprises linear constraints comprising minimal width, minimal space, minimal overlap, minimal enclosure, minimal extension, and fixed size.
  - 14. Method of claim 1, wherein the step of enforcing new local constraint distance comprises applying a heuristic search procedure.

15. A system for generating design layout, comprising:
- means for receiving a design layout comprising a plurality of layout objects residing on a plurality of layers;
  
  means for receiving descriptions of manufacturing process;
  
  means for constructing a system of initial constraints among said layout objects;
  
  means for computing local process modifications to change said initial constraints using said descriptions of manufacturing process;
  
  means for constructing new local constraint distances by combining said local process modifications with constraint distances in said system of initial constraints;
  
  means for enforcing said new local constraint distances; and
  
  means for updating the coordinate variables of layout objects according to the solutions obtained from enforcing said new local constraint distances;
  
  such that location specific improvements are incorporated in the layout.
- View Dependent Claims (16, 17, 18)
- - 16. The system as recited in claim 15 comprises floor planning, placement, routing, layout editing, layout compaction, parasitic extraction, layout to silicon verification, and design rule checking.
  - 17. The system of claim 15, wherein the system of initial constraints is constructed using information comprising coordinates of said layout objects, design rules and circuit requirements.
  - 18. The system of claim 15, wherein the system of initial constraints comprises linear constraints comprising minimal width, minimal space, minimal overlap, minimal enclosure, minimal extension, and fixed size.

Specification

Resources

Litigation Campaign Assessment

Litigation Data

Current Assignee
IYM Technologies LLC (General Patent Corporation)
Original Assignee
Qi-De Qian
Inventors
Qian, Qi-De
Primary Examiner(s)
Chiang, Jack
Assistant Examiner(s)
Levin, Naum B

Application Number

US10/907,814
Time in Patent Office

1,299 Days
Field of Search

716 8- 11, 716 19- 21
US Class Current

716/122
CPC Class Codes

G03F 1/70   Adapting basic layout or de...

G06F 30/323   Translation or migration, e...

G06F 30/39   Circuit design at the physi...

G06F 30/392   Floor-planning or layout, e...

G06F 30/394   Routing G06F30/396 takes pr...

G06F 30/398   Design verification or opti...

H01L 27/0207   Geometrical layout of the c...

Methods and system for improving integrated circuit layout

First Claim

1 Assignment

Litigations

2 Petitions

Accused Products

Abstract

60 Citations

18 Claims

Specification

Use Cases

Quick Links

Others

Methods and system for improving integrated circuit layout

First Claim

1 Assignment

Subscription Required

Subscription Required

Litigations

2 Petitions

Subscription Required

Accused Products

Subscription Required

Abstract

60 Citations

18 Claims

Specification

Subscription Required

Use Cases

Quick Links

Others