Self-aligned split gate EPROM
DC CAFC
First Claim
Patent Images
1. An EPROM array comprising:
- a substrate composed of semiconductor material;
a plurality of memory cells formed on the substrate, each memory cell including a split gate transistor;
a metal source contact line running in a first direction across the array;
a source diffusion line having a multiplicity of portions serving as source regions of the split gate transistors, the source diffusion line being integrally formed in the substrate and running a selected distance across said array orthogonal to said metal source contact line;
a contact between said metal source contact line and the source diffusion line for coupling a potential on said metal source contact line to each of said source regions;
a plurality of metal drain lines running across said array substantially parallel to said metal source contact line each metal drain line contacting drain region of a selected number of the split gate transistors in said array;
a plurality of control lines formed over said array running orthogonal to said metal source contact line and said plurality of metal drain lines;
wherein each split gate transistor comprises;
a channel region;
a floating gate formed over but insulated from a first portion of the channel region, a first edge of the floating gate being aligned with and used to define one edge of the drain region of the split gate transistor, a second edge of said floating gate being over said channel region, the second edge being positioned away from the first edge of the floating gate by a predetermined distance and separated from the closest edge of the source region of the transistor by a second portion of said channel region, and a control gate formed over but insulated from said floating gate and formed over but insulated from said second portion of said channel region; and
wherein said control gate of each split gate transistor comprises part of one of said plurality of control lines.
2 Assignments
Litigations
0 Petitions
Accused Products
Abstract
A self-aligned split gate single transistor memory cell structure is formed by a process which self aligns the drain region to one edge of a floating gate. The portion of the channel underneath the floating gate is accurately defined by using one edge of the floating gate to align the drain region. The control gate formed over the floating gate controls the portion of the channel region between the floating gate and the source to provide split gate operation. The source region is formed sufficiently far from the floating gate so that the channel length between the source region and the closest edge of the floating gate is controlled by the control gate but does not have to be accurately defined.
58 Citations
8 Claims
-
1. An EPROM array comprising:
-
a substrate composed of semiconductor material; a plurality of memory cells formed on the substrate, each memory cell including a split gate transistor; a metal source contact line running in a first direction across the array; a source diffusion line having a multiplicity of portions serving as source regions of the split gate transistors, the source diffusion line being integrally formed in the substrate and running a selected distance across said array orthogonal to said metal source contact line; a contact between said metal source contact line and the source diffusion line for coupling a potential on said metal source contact line to each of said source regions; a plurality of metal drain lines running across said array substantially parallel to said metal source contact line each metal drain line contacting drain region of a selected number of the split gate transistors in said array; a plurality of control lines formed over said array running orthogonal to said metal source contact line and said plurality of metal drain lines; wherein each split gate transistor comprises;
a channel region;
a floating gate formed over but insulated from a first portion of the channel region, a first edge of the floating gate being aligned with and used to define one edge of the drain region of the split gate transistor, a second edge of said floating gate being over said channel region, the second edge being positioned away from the first edge of the floating gate by a predetermined distance and separated from the closest edge of the source region of the transistor by a second portion of said channel region, and a control gate formed over but insulated from said floating gate and formed over but insulated from said second portion of said channel region; andwherein said control gate of each split gate transistor comprises part of one of said plurality of control lines. - View Dependent Claims (2, 3, 4)
-
- 5. An EPROM array containing a plurality of memory cells wherein each cell in the array includes a transistor containing a source region, a drain region and a channel region therebetween, a floating gate formed over but insulated from a first portion of the channel region, a first edge of the floating gate being aligned with and used to define one edge of said drain region and a second edge of said floating gate being over said channel region, separated from the first edge of the floating gate by a predetermined distance, and separated from the closest edge of said source region by a second portion of said channel region, and a control gate formed over but insulated from said floating gate and formed over but insulated from said second portion of said channel region.
-
7. A memory array comprising:
-
a semiconductor substrate; and a plurality of split gate transistors formed in the substrate, each having;
a source region;
a drain region spaced apart from the source region;
a first channel portion interposed between the source and drain regions;
a second channel portion interposed between the first channel portion and the source region;
a floating gate insulatively disposed over the first channel portion, the floating gate having opposed first and second edges spaced apart by a predetermined distance, the first edge of the floating gate being self-aligned with and used to define an edge of the drain region; and
a control gate overlapping the second channel portion and the floating gate, the control gate having a portion extending over and beyond the first edge of the floating gate. - View Dependent Claims (8)
-
Specification
-
- Resources
Litigation Campaign Assessment
Thank you for your request. You will receive a custom alert email when the Litigation Campaign Assessment is available.
×
Litigation Data
-
Current AssigneeUnited Module Corporation
-
Original AssigneeWaferscale Integration, Inc. (STMicroelectronics NV)
-
InventorsEitan, Boaz
-
Primary Examiner(s)Edlow, Martin H.
-
Application NumberUS06/762,582Time in Patent Office1,509 DaysField of Search357/23.5, 357/23.9, 357/41, 357/45, 365/185US Class Current257/316CPC Class CodesH01L 29/40114 the electrodes comprising a...H01L 29/7881 Programmable transistors wi...H10B 69/00 Erasable-and-programmable R...
