Method for configuring an intelligent low power serial bus
DCFirst Claim
1. A method for detecting disconnection of a peripheral device from a bus comprising:
- generation of an interrupt signal on said bus to a host computer for said bus from one peripheral device on said bus upon disconnection of another peripheral device on said bus wherein said one peripheral device is upstream on said bus from said another peripheral device; and
performance of an interrupt poll sequence by said host computer in response to said interrupt signal wherein said interrupt poll sequence detects disconnection of said another peripheral device.
6 Assignments
Litigations
0 Petitions
Accused Products
Abstract
A low power, single master, variable clock rate, daisy-chainable, serial bus connects a bus dispatch (master) to a chain of one or more daisy-chained peripheral devices (slaves). The bus has a bidirectional serial data line, a bidirectional clock line, unidirectional interrupt line, power and ground lines. A method for configuring the bus includes detecting connection and disconnection of a peripheral device to the bus. In the method, a last peripheral device on the bus is assigned the second status and all other peripheral devices on the bus are assigned the first status. Each peripheral device assigned the first status is configured to pass therethrough an interrupt signal on the bus. The last peripheral device is configured to invert an interrupt signal on the bus from a peripheral device that is newly attached to the bus. A peripheral device newly connected to the bus generates an interrupt signal that is inverted by the last peripheral device and transmitted over the bus to a host computer for the bus. Also, an interrupt signal is driven on the bus by one peripheral device on the bus upon disconnection of another peripheral device on the bus where the another peripheral device is downstream on the bus from the one peripheral device.
146 Citations
63 Claims
-
1. A method for detecting disconnection of a peripheral device from a bus comprising:
-
generation of an interrupt signal on said bus to a host computer for said bus from one peripheral device on said bus upon disconnection of another peripheral device on said bus wherein said one peripheral device is upstream on said bus from said another peripheral device; and performance of an interrupt poll sequence by said host computer in response to said interrupt signal wherein said interrupt poll sequence detects disconnection of said another peripheral device. - View Dependent Claims (2, 3, 4)
-
-
5. A method for detecting disconnection of a peripheral device from a bus comprising:
-
assigning each peripheral device on said bus one of a first status and a second status wherein a last peripheral device on said bus is assigned said second status and all other peripheral devices on said bus are assigned said first status; and configuring each peripheral device assigned said first status to pass therethrough an interrupt signal on said bus from a peripheral device on said bus. - View Dependent Claims (6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20)
-
-
21. A method for detecting connection of a peripheral device to a bus comprising:
-
generation of an interrupt signal on said bus to a host computer for said bus by a newly connected peripheral device; performance of an interrupt poll sequence; and performance of an address assign sequence upon said interrupt poll sequence failing to identify a source of said interrupt signal.
-
-
22. A method for detecting connection of a peripheral device to a bus comprising:
-
assigning each peripheral device on said bus one of a first status and a second status wherein a last peripheral device on said bus is assigned said second status and all other peripheral devices on said bus are assigned said first status; configuring each peripheral device assigned said first status to pass therethrough an interrupt signal on said bus; and configuring said last peripheral device to invert said interrupt signal on said bus from a peripheral device that is newly attached to said bus. - View Dependent Claims (23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34)
-
-
35. A method for detecting connection and disconnection of a peripheral device to a bus comprising:
-
assigning each peripheral device on said bus one of a first status and a second status wherein a last peripheral device on said bus is assigned said second status and all other peripheral devices on said bus are assigned said first status; configuring each peripheral device assigned said first status to pass therethrough an interrupt signal on said bus; configuring said last peripheral device to invert an interrupt signal on said bus from a peripheral device that is newly attached to said bus; generation of an interrupt signal by a peripheral device newly connected to said bus that is inverted by said last peripheral device and transmitted over said bus to a host computer for said bus; and generation of said interrupt signal on said bus from one peripheral device on said bus upon disconnection of another peripheral device on said bus wherein said another peripheral device is downstream on said bus from said one peripheral device. - View Dependent Claims (36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50)
-
-
51. A bus initialization sequence for peripheral devices on a serial bus comprising:
-
performing a bus reset sequence including toggling a bus power supply voltage; testing a signal state on a bus interrupt line of said serial bus to determine whether a peripheral device is on said serial bus; performing an address assign sequence after said bus reset sequence wherein each peripheral device on said serial bus is assigned an address by a bus dispatch unit in a host computer for said serial bus; and performing a peripheral configuration sequence after performing said address assign sequence wherein each peripheral device on said serial bus is configured for operation on said serial bus in said peripheral configuration sequence. - View Dependent Claims (52, 53, 54, 55, 56)
-
-
57. An assign address sequence for peripheral devices on a serial bus comprising:
-
testing a signal state on a bus interrupt line of said serial bus to determine whether a peripheral device is on said serial bus, the signal state being set to one value when at least one peripheral device is on said serial bus, the signal state being set to another value when there are no peripheral devices on said serial bus; and assigning each peripheral device on said serial bus an address by a bus dispatch unit in a host computer for said serial bus when the signal state indicates presence of at least one peripheral. - View Dependent Claims (58, 59, 60, 61)
-
-
62. A peripheral configuration sequence for peripheral devices on a serial bus comprising:
-
initializing a peripheral device address; performing a get peripheral identification sequence after said address initialization for a peripheral device on said serial bus with said peripheral device address, wherein information including the data transfer speed of the peripheral device is sent to a bus dispatch; and performing a locate peripheral client sequence for said peripheral device on said serial bus with said peripheral device address.
-
-
63. A peripheral configuration sequence for peripheral devices on a serial bus comprising:
-
initializing a peripheral device address; performing a get peripheral identification sequence after said address initialization for a peripheral device on said serial bus with said peripheral device address, wherein information including the data transfer speed of the peripheral device is sent to a bus dispatch; and performing an attach peripheral client sequence for said peripheral device on said serial bus with said peripheral device address.
-
Specification