DEVICE AND METHOD FOR EXCHANGING DATA BETWEEN MEMORY CONTROLLERS

US 20130007375A1
Filed: 06/27/2012
Published: 01/03/2013
Est. Priority Date: 06/28/2011
Status: Active Grant

First Claim

Patent Images

1. A device for exchanging data, comprising:

a plurality of memory controllers, wherein each memory controller of said plurality of memory controllers is coupled to an allocated memory for storing data; and

an interconnect for connecting said plurality of memory controllers,wherein each memory controller of said plurality of memory controllers has one accelerator of a plurality of accelerators for mutually exchanging data over said interconnect.

View all claims

1 Assignment

Timeline View

Assignment View

0 Petitions

Accused Products

Abstract

A device with an interconnect having a plurality of memory controllers for connecting the plurality of memory controllers. Each memory controller of the plurality of memory controllers is coupled to an allocated memory for storing data. Further, each memory controller of the plurality of memory controllers has one accelerator of a plurality of accelerators for mutually exchanging data over the interconnect.

9 Citations

View as Search Results

17 Claims

1. A device for exchanging data, comprising:
- a plurality of memory controllers, wherein each memory controller of said plurality of memory controllers is coupled to an allocated memory for storing data; and
  
  an interconnect for connecting said plurality of memory controllers,wherein each memory controller of said plurality of memory controllers has one accelerator of a plurality of accelerators for mutually exchanging data over said interconnect.
- View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16)
- - 2. The device according to claim 1, wherein said interconnect is embodied as a ring for connecting said plurality of memory controllers in a ring structure.
  - 3. The device according to claim 1, further comprising:
    - a plurality of processors, wherein each processor of said plurality of processors is coupled between at least two memory controllers of said plurality of memory controllers.
  - 4. The device according to claim 3, wherein at least one processor of said plurality of processors has an acceleration access unit, wherein said acceleration access unit is configured to carry out a cache coherency protocol with said accelerators of said plurality of memory controllers.
  - 5. The device according to claim 1, wherein each accelerator of said plurality of accelerators is configured to carry out deterministic operations on data.
  - 6. The device according to claim 1, wherein each accelerator of said plurality of accelerators is configured to carry out deterministic operations for at least one of:
    - marking phases of garbage collection in said allocated memory, copying data stored in said allocated memory, replicating data structures stored in said allocated memory, filling memory blocks in said allocated memory, and erasing memory blocks in said allocated memory.
  - 7. The device according to claim 6, wherein said accelerators of said plurality of memory controllers are configured to carry out a plurality of concurrent deterministic operations.
  - 8. The device according to claim 7, wherein each accelerator of said plurality of accelerators has a set of registers for carrying out said concurrent deterministic operations.
  - 9. The device according to claim 8, wherein said set of registers includes at least one address register for storing memory addresses of said allocated memories and at least one state register for storing states of said allocated memories.
  - 10. The device according to claim 9, wherein said set of registers further comprises at least one result and error register for managing said concurrent deterministic operations.
  - 11. The device according to claim 9, wherein said set of registers further comprises at least one counter register for managing at least one of said deterministic operations for filling memory blocks and said deterministic operations for erasing memory blocks.
  - 12. The device according to claim 9, wherein said set of registers further comprises at least one completion register for managing a number of completion indications, wherein each completion indication of said number of completion indications indicates a completion of a certain deterministic operation.
  - 13. The device according to claim 9, wherein said set of registers further comprises:
    - a tag register for managing a number of deterministic operations by a number of tags, wherein said tags are configured to determine operation slots for said number of deterministic operations.
  - 14. The device according to claim 13, wherein said set of registers further comprises at least one bypass register for bypassing the said register such that a number of predefined deterministic operations are prioritized compared to said number of deterministic operations being managed by said tag register.
  - 15. The device according to claim 7,wherein each memory controller of said plurality of memory controllers has an interface for interfacing said interconnect;
    - andwherein said interface comprises a buffer for preventing a deadlock between said concurrent deterministic operations.
  - 16. The device according to claim 1, further comprising:
    - an I/O switch connected to said interconnect, wherein said I/O switch is connected to a number of I/O devices such that said number of I/O devices is adapted to directly access said memory controllers over said interconnect.

17-18. -18. (canceled)

Specification

Resources

Litigation Campaign Assessment

Current Assignee
International Business Machines Corporation
Original Assignee
International Business Machines Corporation
Inventors
Auernhammer, Florian Alexander, Doering, Andreas Christian, Sagmeister, Patricia Maria, Caparros Cabezas, Victoria

Granted Patent

US 8,972,667 B2
Time in Patent Office

Days
Field of Search
US Class Current

711/141
CPC Class Codes

G06F 13/16 for access to memory bus G0...

G06F 13/1657 Access to multiple memories

DEVICE AND METHOD FOR EXCHANGING DATA BETWEEN MEMORY CONTROLLERS

First Claim

1 Assignment

0 Petitions

Accused Products

Abstract

9 Citations

17 Claims

Specification

Solutions

Use Cases

Quick Links

DEVICE AND METHOD FOR EXCHANGING DATA BETWEEN MEMORY CONTROLLERS

First Claim

1 Assignment

Subscription Required

Subscription Required

0 Petitions

Subscription Required

Accused Products

Subscription Required

Abstract

9 Citations

17 Claims

Specification

Subscription Required

Solutions

Use Cases

Quick Links