Computer-aided design (CAD) multiple-capture DFT system for detecting or locating crossing clock-domain faults
DC CAFCFirst Claim
1. A computer-aided design (CAD) method for providing ordered capture clocks to detect or locate faults within N clock domains and faults crossing any two clock domains in an integrated circuit or circuit assembly in scan-test and self-test mode, where N>
- 1, each clock domain having one capture clock and a plurality of scan cells, each capture clock comprising a selected number of shift clock pulses and a selected number of capture clock pulses, each shift clock pulse comprising a clock pulse applied in scan mode, each capture clock pulse comprising a clock pulse applied in normal mode, said CAD method comprising the computer-implemented steps of;
(a) compiling the HDL code or netlist that represents said integrated circuit or circuit assembly in physical form into a design database;
(b) performing test rule check for checking whether said design database contains any multiple-capture rule violations in said scan-test or said self-test mode;
(c) performing test rule repair until all said multiple-capture rule violations have been fixed;
(d) performing multiple-capture test synthesis for generating a testable HDL code or netlist; and
(e) generating HDL test benches and automatic test equipment (ATE) test programs for verifying the correctness of said testable HDL netlist in said scan-test or said self-test mode.
0 Assignments
Litigations
0 Petitions
Accused Products
Abstract
A method and apparatus for providing ordered capture clocks to detect or locate faults within N clock domains and faults crossing any two clock domains in an integrated circuit or circuit assembly in self-test or scan-test mode, where N>1 and each domain has a plurality of scan cells. The method and apparatus allows generating and loading N pseudorandom or predetermined stimuli to all the scan cells within the N clock domains in the integrated circuit or circuit assembly during the shift operation, applying an ordered sequence of capture clocks to all the scan cells within the N clock domains during the capture operation, compacting or comparing N output responses of all the scan cells for analysis during the compact/compare operation, and repeating the above process until a predetermined limiting criteria is reached. A computer-aided design (CAD) system is further developed to realize the method and synthesize the apparatus.
20 Citations
7 Claims
-
1. A computer-aided design (CAD) method for providing ordered capture clocks to detect or locate faults within N clock domains and faults crossing any two clock domains in an integrated circuit or circuit assembly in scan-test and self-test mode, where N>
- 1, each clock domain having one capture clock and a plurality of scan cells, each capture clock comprising a selected number of shift clock pulses and a selected number of capture clock pulses, each shift clock pulse comprising a clock pulse applied in scan mode, each capture clock pulse comprising a clock pulse applied in normal mode, said CAD method comprising the computer-implemented steps of;
(a) compiling the HDL code or netlist that represents said integrated circuit or circuit assembly in physical form into a design database; (b) performing test rule check for checking whether said design database contains any multiple-capture rule violations in said scan-test or said self-test mode; (c) performing test rule repair until all said multiple-capture rule violations have been fixed; (d) performing multiple-capture test synthesis for generating a testable HDL code or netlist; and (e) generating HDL test benches and automatic test equipment (ATE) test programs for verifying the correctness of said testable HDL netlist in said scan-test or said self-test mode. - View Dependent Claims (2, 3, 4, 5, 6, 7)
- 1, each clock domain having one capture clock and a plurality of scan cells, each capture clock comprising a selected number of shift clock pulses and a selected number of capture clock pulses, each shift clock pulse comprising a clock pulse applied in scan mode, each capture clock pulse comprising a clock pulse applied in normal mode, said CAD method comprising the computer-implemented steps of;
Specification